Control integrated Power System (CIPOSTM)

CIPOSTM Control Input Interface Compatibility for 3.3V / 5V Microcontroller

DN-CIPOS-2

Author: Jiaxin Tian

http://www.infineon.com/cipos

Power Management and Drives



Revision History:	2008-08	V1.0	
Previous Version:	none		
Page	Subjects (major changes since last revision)		
all	First release		

Edition 2008-09-23
Published by
Infineon Technologies AG
81726 München, Germany
© Infineon Technologies AG 2008.
All Rights Reserved.

Attention please!

THE INFORMATION GIVEN IN THIS APPLICATION NOTE IS GIVEN AS A HINT FOR THE IMPLEMENTATION OF THE INFINEON TECHNOLOGIES COMPONENT ONLY AND SHALL NOT BE REGARDED AS ANY DESCRIPTION OR WARRANTY OF A CERTAIN FUNCTIONALITY, CONDITION OR QUALITY OF THE INFINEON TECHNOLOGIES COMPONENT. THE RECIPIENT OF THIS APPLICATION NOTE MUST VERIFY ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON TECHNOLOGIES HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND (INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN IN THIS APPLICATION NOTE.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



DN-CIPOS-2 CIPOS Control Input Interface Compatibility for 3.3V / 5V Microcontroller

Table of contents

1	Introduction	4
2	Interface compatibility for CIPOS™ Control Inputs	4
3	Conclusion	5

Design Note 3 V1.0, 2008-07



1 Introduction

The control inputs HINx and LINx of the CIPOSTM are low active. In order to ensure that all outputs are low if the inputs are in the floating state (open or tri-state), there is a internal pull-up resistor to V_{cc} for every input pin as shown in the figure 1. As specified in the datasheet, the input clamp voltage of the control inputs HINx/LINx is 10.1V typically @ $I_{IN} = 4mA$.




Figure 1 The internal circuit of the CIPOS™ control input pin HINx/LINx

This high clamp voltage may be critical for some 3.3V / 5V microcontrollers because it causes current flowing from CIPOS™ control inputs into the connected microcontroller outputs, which may damage the output clamping stage or ESD structure of some microcontrollers. The current, which may be drawn out of the control inputs of CIPOS™ during tri-state of the microcontroller, is maximum 100µA. Any ESD structure of microcontrollers should be stable against this stress continuously. However, it is recommended to contact the microcontroller manufacturer for a confirmation. Besides, the further consideration to the interface compatibility is necessary for some microcontrollers.

2 Interface compatibility for CIPOS™ Control Inputs

To archive a interface compatibility for 3.3V / 5V microcontrollers with CIPOSTM standard products (IKCSxxF60Ax/Bx/Dx), an external pull-up circuit is recommended as shown in the figure 2. This is a standard design rule for a good designed and reliable interface from CIPOSTM to any microcontroller.




Figure 2 External Pull-up Circuit for the Standard CIPOS™ Products

Design Note 4 V1.0, 2008-07



If the external pull-up circuit is not preferred, CIPOS™ also provides a special series (IKCSxxF60B2x) with internal additional clamp structure to clamp the control inputs of CIPOS™ under 4.2V. This internal clamp structure is shown in the figure-3: an additional zener diode is used to achieve the reduction of the clamp voltage.




Figure 3 Internal clamp structure in CIPOS™ B2x Version

The reduced clamp voltage (pins open) measured at different V_{cc} is given in the table 1.

Table 1 HINx/LINx clamp voltage @ different V_{cc}

Vcc	HINx/LINx (typical)
20V	4.2V
15V	4.1 V
9.5V	3.7V

3 Conclusion

The clamp structure for control input pins HINx/LINx inside CIPOS™ ensures a safe switch off behavior nevertheless which could damage the microcontroller output stage. To solve this potential problem, a external pull-up circuit is recommended for CIPOS™ in the system application design.

CIPOS™ also provides B2x series for a additional internal clamp solution to reduce the voltage at HINx/LINx pins under 4.1V typically (pin open or in tri-state), if the external pull-up circuit is not preferred.

Design Note 5 V1.0, 2008-07

